Integrating a CMOS RF power amplifier (PA) into a single-chip transceiver is one of the most challenging works in implementing radio front-ends, which presents many advantages in handheld applications [1, 2] . Especially, low-power efficiency enhancement (LPEE) techniques, considering the probability distribution function of the practical wireless communication environments, extend the battery lifetime in handheld devices [1] [2] [3] . Therefore, there are many studies for the LPEE in handheld CMOS PAs [1,2] using transmission-line transformers (TLTs) with parallel amplifiers. Designing a series/parallel-combining transformer (SCT/PCT) is one of the key factors in the implementation of a dual-mode CMOS PA. However, the dual-mode performances of the PA must be optimized by using one output TLT structure. It is expected that there are difficulties in designing a highly efficient dual-mode PA. Therefore, this paper introduces a fully integrated dual-mode CMOS PA with a proposed output TLT with 2 control switches, which allows an LPEE with a back-off region of 10dB or more with a very low quiescent current.
Integrating a CMOS RF power amplifier (PA) into a single-chip transceiver is one of the most challenging works in implementing radio front-ends, which presents many advantages in handheld applications [1, 2] . Especially, low-power efficiency enhancement (LPEE) techniques, considering the probability distribution function of the practical wireless communication environments, extend the battery lifetime in handheld devices [1] [2] [3] . Therefore, there are many studies for the LPEE in handheld CMOS PAs [1, 2] using transmission-line transformers (TLTs) with parallel amplifiers. Designing a series/parallel-combining transformer (SCT/PCT) is one of the key factors in the implementation of a dual-mode CMOS PA. However, the dual-mode performances of the PA must be optimized by using one output TLT structure. It is expected that there are difficulties in designing a highly efficient dual-mode PA. Therefore, this paper introduces a fully integrated dual-mode CMOS PA with a proposed output TLT with 2 control switches, which allows an LPEE with a back-off region of 10dB or more with a very low quiescent current. . The proposed TLT has advantages in efficiency and implementation area with which a 1/10 sized low-power transistor is used for the LPEE with a back-off region of 10dB or more. For an LPM amplifier, we use a single-ended amplifier instead of a differential one. Because the real part of the optimum impedance for the HPM differential amplifier is 18Ω (9Ω at each drain), that for the LPM differential amplifier becomes 180Ω (18×10). However, the single-ended LPM amplifier requires 45Ω (9×5) at the drain. In terms of designing an output matching network from the RF output (50Ω) to the optimum impedance at the drain of the LPM amplifier, the single-ended amplifier is better than a differential one.
The mode change in the output matching network is realized by 2 shunt switches, SW 1 and SW 2 . If we use series switches for dual-mode operation, the insertion loss, reliability and isolation of the CMOS switch will be problematic. Therefore, 2 shunt switches, realized with two 4mm stacked transistors with a large resistor of 16kΩ at the gate and body terminals [4] , are used. These shunt switches also help complete the output matching network. Without SW 1 , the impedance moves to a low impedance Z 1 for the HPM due to the use of C 2 instead of the high impedance, as shown in Fig. 4 .5.1. This complicates the LPM output matching. Thus, the SW 1 creates a high impedance at the drain of a small LPM amplifier to enhance the performances in the large back-off region. shows that the integrated bias circuits for CS and CG amplifiers in the cascode structure help enhance the linearity and efficiency of the CMOS PA in [5] . The reshaped envelope signal injection to the gate of the CS restores the distortion of the PA output at the peak of the envelope signal. This reduces the spectrum regrowth, IMD or ACLR, and enhances the efficiency at low powers as well as at maximum linear power. Additionally, the bias circuit at the CG amplifier, a proper R-C-L network, controls the impedance for the 2 nd -order nonlinear components (Δf and 2f 0 ) to reduce the sideband asymmetry and its magnitude in the PA. 3 shows a schematic of the dual-mode amplifier. All matching networks and linearization bias circuits are integrated on a chip. To moderate the voltage stress in each low-breakdown-voltage transistor and reduce the effects of bonding wires at the source of the amplifier, a differential cascode structure is widely used in the design of a CMOS PA [1, 2] . In contrast to an HPM amplifier, the effect of the package parasitic is not a major problem in a single-ended LPM amplifier. The feedback networks, R F1 , R F2 , C F1 and C F2 , are used to improve the stability and the linearity of the PA. The gate lengths of MD 1 /MP 1 and MD 2 /MP 2 are both 0.18μm and that of the thick oxide device is 0.4μm. The total gate widths of MD 1 , MD 2 , MP 1 and MP 2 are 768, 1024, 4096 and 5120μm, respectively.
An inter-stage BALUN completes the matching and feeds the drain bias with an AC virtual ground in the primary line for fundamental frequency (f 0 ) and oddorder harmonics. An AC virtual ground node of the secondary line is also used for biasing, to transmit the reshaped envelope signal to the gate of the power stage. The input BALUN completes the input matching and feeds the driver stage gate bias from the output of the linearization CS bias circuit. The on-chip TLT is implemented using stacked-metals, copper and aluminum, connected through whole copper via traces. Both lines of the output TLT are separated into two parts to reduce the insertion loss by increasing the coupling factor. The insertion loss of the output matching network including the 2 switches, which have a loss of 0.23dB due to the on-resistance, in LPM/HPM is simulated to be 1.52/1.3 dB at 1.95GHz.
Because the single-ended LPM path shares the path of the differential CS amplifier in the HPM driver stage, the input BALUN and the linearization CS bias circuit for the HPM can be commonly used in the LPM amplifier. Therefore, the additional single-ended parallel amplifier for LPM does not increase the implementation size and complexity. For the mode change, control of the gate bias of the CG amplifiers and 2 switches are needed as shown in Fig. 4 .5.3. Turning off the CG amplifier saves the quiescent current and helps improve the stability and isolation due to removal of the feedback path. As the watt-level output power in the HPM is degraded by leakage in the additional LPM path through the body of the LPM CG amplifier, a large resistor (16kΩ) at the body terminal in the LPM CG amplifier is used to improve the isolation when V CG3 is off [4] . Contrary to the two-stage HPM amplifier, the one-stage LPM amplifier has a smaller gain. However, if the decrease in gain is less than that of the output power between the two different modes, there is no additional burden in the transmitter when driving the LPM amplifier.
A fully integrated dual-mode RF PA was fabricated in 0.18μm CMOS technology (Fig. 4.5.7 ). The quiescent current of the PA for each mode is 57mA (HPM) and only 20mA (LPM) with a supply voltage of 3.4V. Figure 4 .5.4 shows the simulated and measured dual-mode S-parameters versus frequency. The power gain is 23.7dB in the HPM, and 12.6dB in the LPM at 1.95GHz. As mentioned before, because the mode change components remove the feedback paths, which are oscillation sources in each mode, the dual-mode linear PA secures the stability. Figure 4 .5.5 shows the measured gain and PAE versus the output power with a CW test, the measured ACLR at a 5MHz offset versus the average output power using a 3GPP WCDMA signal, and its spectrum at 1.95GHz. In the CW test, the peak power is 20.2/30.5dBm with a PAE of 33.9/42.1% in the LPM/HPM. The maximum output power satisfying the WCDMA linearity specification with 2dB margins, -35dBc, is 16.4/28.0dBm with a PAE of 27.4/36.4% in the LPM/HPM. 
